

● General Description

It combines trench MOSFET technology with a low resistance package to provide extremely low  $R_{DS(ON)}$ .

● Features

- AEC-Q101 Qualified
- Low  $R_{DS(ON)}$  to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance

● Application

- BLDC Motor driver
- DC-DC
- Load Switch


● Ordering Information:

Part NO.	ZMDA68103M
Marking	ZMD68103
Packing Information	REEL TAPE
Basic ordering unit (pcs)	5000


● Absolute Maximum Ratings ( $T_C=25^{\circ}C$ )

Parameter	Symbol	Conditions	Value	Unit
Drain-Source Voltage	$V_{DS}$		100	V
Gate-Source Voltage <sup>①</sup>	$V_{GS}$		±20	V
Continuous Drain Current	$I_D$	$T_C=25^{\circ}C$	21	A
	$I_D$	$T_C=75^{\circ}C$	18	A
	$I_D$	$T_C=100^{\circ}C$	15	A
Pulsed Drain Current	$I_{DM}$	Pulsed; $t_p \leq 10 \mu s$ ; $T_{mb} = 25^{\circ}C$ ;	84	A
Total Power Dissipation	$P_D$	$T_C=25^{\circ}C$	31	W
Total Power Dissipation	$P_D$	$T_A=25^{\circ}C$	2.5	W
Operating Junction Temperature	$T_J$		-55 to +175	$^{\circ}C$
Storage Temperature	$T_{STG}$		-55 to +175	$^{\circ}C$
Single Pulse Avalanche Energy	$E_{AS}$	L=0.1mH, $V_{GS}=10V$ , $R_g=25\Omega$ ,	24	mJ
		L=0.5mH, $V_{GS}=10V$ , $R_g=25\Omega$ ,	43	mJ
ESD Level (HBM)	CLASS 1B			

● Product Summary



$V_{DS} = 100V$   
 $R_{DS(ON)} = 24m\Omega$   
 $I_D = 21A$



DFN3\*3



**•Thermal resistance**

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal resistance, junction - case	$R_{thJC}$		-	4.8	°C/W
Thermal resistance, junction-ambient <sup>②</sup>	$R_{thJA}$		-	60	°C/W
Soldering temperature	$T_{sold}$		-	260	°C

**•Electronic Characteristics**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100			V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	1.4	1.8	2.5	V
Drain-Source Leakage Current	$I_{DSS}$	$V_{GS}=0V, V_{DS}=100V$			1.0	$\mu A$
Gate- Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			100	nA
Static Drain-source On Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=12A$		24	32	m $\Omega$
		$V_{GS}=4.5V, I_D=12A$		30	42	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_{SD}=10A$		15		S
Diode Forward Voltage	$V_{FSD}$	$V_{GS}=0V, I_{SD}=12A$			1.3	V

**•Dynamic characteristics**

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input capacitance	$C_{iss}$	$f=1MHz, V_{DS}=25V$	-	630	-	$\mu F$
Output capacitance	$C_{oss}$		-	283	-	
Reverse transfer capacitance	$C_{rss}$		-	28	-	
Gate Resistance	$R_g$	$f=1MHz$	-	2		$\Omega$
Total gate charge	$Q_g$	$V_{DD}=15V, I_D=12A, V_{GS}=10V$	-	12	-	nC
	$Q_g(4.5V)$		-	6	-	
Gate - Source charge	$Q_{gs}$		-	2	-	
Gate - Drain charge	$Q_{gd}$		-	3.4	-	
Turn-ON Delay time	$t_{D(on)}$	$V_{GS}=10V, V_{DS}=15V, R_G=3.3\Omega, I_D=20A$	-	6.5	-	ns
Turn-ON Rise time	$t_r$		-	5	-	ns
Turn-Off Delay time	$t_{D(off)}$		-	42	-	ns
Turn-Off Fall time	$t_f$		-	24	-	ns
Reverse Recovery Time	$t_{RR}$	$V_{DD}=20V, dI_S/dt=100A/\mu s, I_S=20A$	-	72	-	ns
Reverse Recovery Charge	$Q_{RR}$		-	130	-	nC

Fig.1 Gate-Charge Characteristics




Fig.2 Capacitance Characteristics




Fig.3 Power Dissipation




Fig.4 Typical output Characteristics




Fig.5 Threshold Voltage V.S Junction Temperature




Fig.6 Resistance V.S Drain Current




Fig.7 On-Resistance VS Gate Source Voltage




Fig.8 On-Resistance V.S Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Transfer Characteristics




Fig.11 Safe Operating Area






Fig.12 ID vs. Case Temperature<sup>③</sup>



•DFN3\*3 Package Outline



SYMBOL	COMMON		
	MM		
	MIN	NOM	MAX
A	0.70	0.75	0.85
A1	/	/	0.05
b	0.25	0.30	0.39
c	0.14	0.152	0.20
D	3.20	3.30	3.45
D1	3.05	3.15	3.25
D2	0.84	1.04	1.24
D3	2.30	2.45	2.60
E	3.20	3.30	3.40
E1	2.95	3.05	3.15
E2	1.60	1.74	1.90
E3	0.28	0.48	0.65
E4	0.37	0.57	0.77
E5	0.10	0.20	0.30
e	0.60	0.65	0.70
K	0.50	0.69	0.80
K1	0.30	0.38	0.53
K2	0.15	0.25	0.35
L	0.30	0.40	0.50
L1	0.06	0.125	0.20
L2	0.27	0.42	0.57
t	0	0.075	0.13
$\theta$	10°	12°	14°

**Note:**

- ① Pulse : VGS=+20V/-20V, Duty cycle=50%, Tj=175°C, t=1000 hours; For DC , the following test conditions can be passed: VGS=+20V/-10V, Tj=175°C, t=1000 hours;
- ② Device mounted on FR-4 substrate PC board, 2oz copper, with thermal bias to bottom layer 1inch square copper plate;
- ③ Practically the current will be limited by PCB, thermal design and operating temperature. VGS=10V.

**Disclaimer**

- Reproducing and modifying information of the document is prohibited without permission from ZMJ SEMICONDDUCTORS CO.,LTD.
- ZMJ SEMICONDDUCTORS CO.,LTD. reserves the rights to make changes of the content herein the document anytime without notification. Please refer to our website for the latest document.
- ZMJ SEMICONDDUCTORS CO.,LTD. disclaims any and all liability arising out of the application or use of any product including damages incidentally and consequentially occurred.
- ZMJ SEMICONDDUCTORS CO.,LTD. does not assume any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.
- Applications shown on the herein document are examples of standard use and operation. Customers are responsible in comprehending the suitable use in particular applications. ZMJ SEMICONDDUCTORS CO.,LTD. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
- The products shown herein are not designed and authorized for equipments relating to human life and for any applications concerning life-saving or life-sustaining, such as medical instruments, aerospace machinery et cetera. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify ZMJ SEMICONDDUCTORS CO.,LTD. for any damages resulting from such improper use or sale.
- Since ZMJ uses lot number as the tracking base, please provide the lot number for tracking when complaining.

Revision History

Version	Date	Change
A	2025/6/13	NEW